ABSTRACT We report on the first realization of InAs n-channel gate-all-around nanowire MOSFETs on 300 mm Si substrates using a fully very large-scale integration (VLSI)-compatible flow. Scaling of the equivalent oxide thickness EOT in conjunction with high-κ dielectric engineering improves the device performance; with an optimized gate stack having an EOT of 1.0 nm, the sub-threshold swing S is 76.8 mV/dec., and the peak transconductance g m is 1.65 mS/μm, at V ds of 0.5 V, for a gate-all-around nanowire MOSFET having a gate length L g of 90 nm, a nanowire height H NW of 25 nm, and a nanowire width W NW of 20 nm, resulting in Q ≡ g m /S = 21.5, a record for InAs on silicon. Furthermore, we report a source/drain resistance R sd of 160-200 ·μm, amongst the lowest values reported for III-V MOSFETs. Our VLSI-compatible process provides high device yield, which enables statistically reliable extraction of electron transport parameters, such as unidirectional thermal velocity v tx of 3-4×10 7 cm/s and back-scattering coefficient r c as a function of gate length.
I. INTRODUCTION
High-mobility semiconductors have the potential to replace silicon as channel material in sub-10 nm technology nodes [1] , [2] . We have previously demonstrated highperformance p-channel [3] , [4] and n-channel [5] germanium FinFETs integrated on 300 mm Si substrates using a replacement-fin process. III-V compound semiconductors, in particular In x Ga 1−x As (with 0.53 ≤ x ≤ 1), form attractive alternative n-channel materials owing to their high electron mobility and injection velocity. Over the last years, great progress has been made in In x Ga 1−x As MOSFET performance mainly driven by advances in atomic layer deposition (ALD) combined with non-VLSI-compatible molecular beam epitaxy (MBE) [2] , [6] - [10] . Attempts to elevate from non-VLSI to VLSI-compatible processes comprise wafer bonding [11] , [12] , confined epitaxial lateral overgrowth [13] , replacement-fin [14] - [16] and wide-field hetero-epitaxy [17] . To date, the performance gap between the best III-V MOSFET on native III-V substrates (Q = 32 [10] ), and the best device on 300 mm Si substrates (Q = 20 [16] ) remains large.
In this work, we report on the first integration of InAs gateall-around nanowire MOSFETs on 300 mm Si substrates, having low R sd , and record Q for III-V MOSFETs on silicon. A high device yield allows us to reliably extract critical electron transport parameters, such as unidirectional thermal velocity v tx and backscattering coefficient r c . Figure 1 presents the experimental flow, which has been derived from a standard bulk FinFET process [15] . After Si 110 fin formation and shallow-trench isolation (STI) oxide fill and planarization by chemical-mechanical polishing (CMP), the Si fin was recessed and replaced by a 200 nm thick InP buffer and a 25 nm thick InAs channel by selective metal-oxide chemical vapor deposition (MOCVD); neither the buffer nor the channel received intentional doping. Subsequently, the fin was exposed by etching back the STI oxide. A dummy gate and spacers were formed in the conventional way, and raised Si-doped InAs source and drain areas were grown by MOCVD. After inter-layer dielectric (ILD) deposition and planarization by CMP, the dummy gate was removed. Subsequently, the exposed InP buffer was completely removed by a selective wet etch process in order to release the InAs nanowires. Following nanowire release, ALD gate dielectric and metal gate deposition were performed in the replacement metal gate module. Back-endof-line processing up to the first metal layer was completed, including source/drain metallization performed through the via holes. Figure 2 shows schematic cross-sections through a gateall-around nanowire MOSFET. After InP buffer removal, the InAs nanowire becomes electrically isolated from the Si substrate. It maintains its mechanical integrity by being attached to the STI areas by the spacers and the regrown Sidoped InAs source and drain regions. In our experiments, L g ranges from 65 to 500 nm, W NW ranges from 20 to 120 nm, and the nominal H NW is 25 nm. In the following analysis of electrical parameters, the total perimeter of the nanowire cross-section taken from transmission electron microscopy (TEM) images is used to normalize the currents.
II. EXPERIMENTAL
For gate dielectrics, we investigated ZrO 2 , as we did in [18] on MBE-grown material. In this work, we also studied an alternative high-κ dielectric having an EOT of 1.0 nm, which we optimized for a process on 300 mm Si substrates. Figure 4 shows the improvements in interface trap density D it and slow trapping properties in the optimized gate dielectric over ZrO 2 extracted from measurements on dedicated MOSCAP structures on 300 mm Si substrates. These improvements on capacitance level are reflected by the electrical metrics on transistor level, as evident from the data in Figure 5 . 
III. NANOWIRE MOSFET PERFORMANCE AND BENCHMARKING
Figures 6-7 present electrical data of the best device, having L g of 90 nm, W NW of 20 nm, and H NW of 25 nm. We find a minimum sub-threshold swing of 76.8 mV/dec., and a peak transconductance of 1.65 mS/μm at V ds of 0.5 V, resulting in the highest figure of merit Q ≡ g m /S = 21.5.
The off-state current in our devices is limited by high gate leakage currents, due to the additional gate-to-channel overlap area underneath the source and drain regions where the InP buffer was replaced by the gate, see Figure 2 (a). the devices presented in this work with state-of-the-art III-V MOSFETs. Our InAs nanowire FETs have 7.5% higher figure of merit Q than the current record In 0.53 Ga 0.47 As nanowire FET on a 300 mm Si substrate [16] . Figure 12 demonstrates the high level of process control evidenced by the tight distributions in sub-threshold swing S and peak transconductance g m in the linear (V ds = 50 mV) VOLUME 4, NO. 5, SEPTEMBER 2016 255 and saturation (V ds = 0.5 V) regions. For all but the narrowest nanowires we obtain close to 100% yield of functional devices. Figure 13 shows the median sub-threshold swing and peak transconductance vs. gate length for various nanowire widths. As expected, nanowire width scaling improves the control of short-channel effects, however with a penalty in the on-state performance. Less expected is the nanowire width dependence of the sub-threshold swing observed also for the longest gate length. We attribute this width dependence to residual carbon doping due to the precursors used in the MOCVD process: Since carbon acts as a donor in InAs, the InAs nanowire is effectively N-doped rather than being fully depleted, which results in degraded off-state behavior especially in wide nanowires. TCAD simulations in Figure 14 indicate that the nanowire width dependence of the long-channel sub-threshold swing, and of the threshold voltage V t , can be explained by assuming a residual donor 256 VOLUME 4, NO. 5, SEPTEMBER 2016 density N d of 4-5×10 18 cm −3 . This is a relevant finding, showing the need to modify precursor flow during channel deposition to reduce carbon incorporation or for alternative MOCVD processes with carbon-free precursors. Figure 15 shows the linearity of the median on-resistance R on vs. gate length for various nanowire widths. By extrapolating to zero gate length, the source/drain access resistance R sd is obtained as a function of W NW , achieving R sd as low as 160-200 ·μm. The source/drain resistance R sd is used to convert measured extrinsic transconductance g m into intrinsic transconductance g mi using:
IV. YIELD, STATISTICS, RESIDUAL DOPING

V. ANALYSIS OF TRANSPORT PARAMETERS
where g ds is the extrinsic output conductance. Subsequently, the low-field electron mobility μ e and the virtual source velocity v x0 can be estimated from the intrinsic transconductance using:
in the linear region, and
in the saturation region, where C g is the gate capacitance in accumulation measured on a dedicated MOSCAP structure, and V dsi = V ds − R sd I d is the intrinsic source/drain voltage. Figure 16 plots the extracted low-field mobility and virtual source velocity vs. gate length for various nanowire widths. Following the work from [20] on Si nanowire MOSFETs, L g /μ e vs. 1/v x0 is plotted for all L g and W NW in Figure 17 . In agreement with the theory for quasi-ballistic transport, all data points for different nanowire widths follow the same linear trend described by:
where k is Boltzmann's constant, T is the absolute temperature and q is the elementary charge. From the slope and the intercept of a linear fit to the data in Figure 17 , the unidirectional thermal velocity v tx and the critical length for obtain v tx = 3−4×10 7 cm/s, 3-4× higher than what was found in [20] for Si nanowire n-channel MOSFETs. By its nature as material property, the unidirectional thermal velocity only shows a mild dependence on the nanowire width. The backscattering coefficient shows an increase with decreasing nanowire width, which can be related to increased surface roughness scattering or Coulomb scattering at charges in the gate stack. Furthermore, the backscattering coefficient decreases monotonously with decreasing gate length, but remains larger than 37% for L g down to 65 nm, indicating that our devices still operate far from the ballistic limit.
VI. CONCLUSION
Fully VLSI-compatible integration of InAs gate-all-around nanowire MOSFETs on 300 mm Si substrates was successfully demonstrated. For the best NWFET having a gate length of 90 nm, a nanowire width of 20 nm and a nanowire height of 25 nm, we achieve a peak-g m of 1.65 mS/μm and S of 76.8 mV/dec., at V ds of 0.5 V. This results in Q ≡ g m /S = 21.5 which is a record for III-V MOSFETs on 300 mm Si substrates. We also report low source/drain access resistance of 160-200 ·μm for devices having W NW of 40-120 nm. High device yield allows for the reliable extraction of important electron transport parameters; we find a unidirectional thermal velocity v tx of 3-4×10 7 cm/s, which is about 3-4× higher than that in Si. For a gate length of 65 nm, the backscattering coefficient r c = 37%, showing that our devices still operate far from the ballistic limit.
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